In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

- (Currently Amended) A method of transferring bursts of
 data between a processor device and a FIFO device, said transfer
 comprising:
- triggering a burst transfer <u>at the processor</u> from <u>the a</u> change of state of a FIFO output signal <u>by the FIFO device</u>, said change of state being <u>the an</u> occurrence of a triggering event within the FIFO device: and
- 8 inhibiting the FIFO device from changing state of the FIFO
 9 output signal thereby inhibiting of triggering of any further burst
 10 transfers until a current burst transfer is complete.
- 1 2. (Original) The method of claim 1, wherein:
- 2 said triggering event is change in a FIFO fullness indicator 3 flag.
- 3. (Original) The method of claim 2, wherein:
- 2 said FIFO fullness indicator flag denotes the FIFO is less
- 3 than or greater than half full; and
- 4 said triggering event is changing from said FIFO fullness
- $5\,$ indicator flag denoting less than half full to greater than half
- 6 full.
- 1 4. (Original) The method of claim 2, wherein:
- 2 said fullness indicator denotes less than or greater than half
- 3 full; and
- 4 said triggering event is changing from said FIFO fullness
- 5 indicator flag denoting greater than half full to less than half
- 6 full.

- 1 5. (Original) The method of claim 1, wherein:
- 2 said burst transfer includes transfer of predetermined amount
- 3 of data in fixed number of sequential clock cycles.

6 to 8. (Cancelled)

- 1 9. (Currently Amended) The method of claim 1, further 2 comprising the step of wherein:
- 3 $\underline{\text{said}}$ $\underline{\text{step}}$ $\underline{\text{of}}$ inhibiting $\underline{\text{the}}$ $\underline{\text{FIFO}}$ $\underline{\text{device}}$ $\underline{\text{from}}$ $\underline{\text{changing}}$ $\underline{\text{state}}$ $\underline{\text{of}}$
- 4 $\underline{\text{the}}$ $\underline{\text{FIFO}}$ $\underline{\text{output}}$ $\underline{\text{signal}}$, thereby inhibiting further burst transfers
- $5 \quad \underline{\text{includes}} \ \underline{\text{further}} \ \underline{\text{inhibiting}} \ \underline{\text{the}} \ \underline{\text{FIFO}} \ \underline{\text{device}} \ \underline{\text{from}} \ \underline{\text{changing}} \ \underline{\text{state}} \ \underline{\text{of}}$
- 6 the FIFO output signal until a predetermined number of clock cycles
- 7 following completion of current burst transfer.
- 1 10. (New) The method of claim 1, wherein:
- 2 said step of inhibiting the FIFO device from changing state of
- 3 the FIFO output signal, thereby inhibiting further burst transfers $\,$
- 4 includes
- 5 the processor device supplying to the FIFO device an end
- 6 of burst signal upon completion of a burst transfer, and
- 7 inhibiting the FIFO device from changing state of the
- 8 FIFO output signal until receipt of said end of burst signal.
- 1 11. (New) The method of claim 1, wherein:
- 2 said step of inhibiting the FIFO device from changing state of
- 3 the FIFO output signal, thereby inhibiting further burst transfers $\,$
- 4 includes
- 5 the FIFO device counting a predetermined number of cycles
- 6 corresponding to a burst transfer size, and

inhibiting the FIFO device from changing state of the FIFO output signal until completion of counting the predetermined number of cycles.

7

8

9